Skip to main content
Home

Main menu

  • Home
  • Hardware
    • Product Overview
      • SoCs
      • Modules
      • DevKits
        • Espressif
        • M5Stack
      • Equipment
      • Product Selector
    • ESP32-Wrap
      • ESP32-P
        • ESP32-P4
      • ESP32-E
        • ESP32-E22
      • ESP32-S
        • ESP32-S3
        • ESP32-S2
      • ESP32-C
        • ESP32-C6
        • ESP32-C61
        • ESP32-C5
        • ESP32-C3
        • ESP32-C2
      • ESP32-H
        • ESP32-H4
        • ESP32-H2
      • ESP32
        • ESP32
      • ESP8266
        • ESP8266
  • SDKs
    • General Frameworks
      • ESP-IDF
      • IDF Component Manager
      • ESP-IoT-Solution
    • AI
      • ESP-SR
      • ESP-WHO
      • ESP-DL
    • IoT & Multimedia
      • ESP-Brookesia
      • ESP-GMF
      • ESP-ADF
    • Connectivity Co-Processors
      • ESP-Hosted
      • ESP-AT
      • ESP-IoT-Bridge
    • Networking & Protocols
      • ESP-Matter SDK
      • ESP-Mesh-Lite
      • ESP-BLE-MESH
      • ESP HomeKit SDK
    • Third-Party Ecosystems
      • ESP-Arduino
      • Zephyr® for Espressif
  • Cloud
    • Special Menu
      • ESP RainMaker®
      • ESP Insights
    • Cloud Menu
      • ESP RainMaker®
        • Homepage
        • Product Brief
        • Tech Blogs
        • Customer Stories
      • ESP Insights
        • Homepage
        • Tech Blogs
        • Get Started
        • Dashboard
      • Cloud Services
        • Maintain & Iterate
        • Tools Support
        • Consult & Customize
      • Develop Resources
        • Get Started
        • GitHub Repository
        • Client APPs
          • Nova Home (Source Code Available)
          • ESP RainMaker (Fully Open Source)
        • Dashboard (Public)
      • Solution Integration
        • Matter Fabric
        • ESP-Mesh-Lite
        • AWS IoT ExpressLink
  • Solutions
    • Special Menu
      • ESP Matter Offerings
      • Product Security
    • Solutions Menu
      • AI Solutions
        • ESP Private Agents Platform
      • Audio Solutions
        • ESP Audio Front-End Algorithms
      • HMI
        • Smart Displays
      • Low-Power Solutions
        • Wireless Communication Protocol (ESP-NOW)
        • ESP Smart Switch Solution
      • Device Connectivity
        • Remote Debugging Platform (ESP Insights)
        • ACK Solution (Alexa Connect Kit)
        • ACS Solution (Amazon Common Software)
        • ESP AWS IoT ExpressLink Solution
      • Peripherals
        • Device Drivers
        • USB Solutions
      • Smart Sensing
        • Wi-Fi CSI Sensing
        • Wi-Fi FTM Ranging
  • Support
    • Technical Documents
      • All Types
      • SoCs
      • Modules
      • DevKits
      • Equipment
    • Services
      • Self-Service Resources
      • Open Software
      • Hardware & RF
      • Cloud
      • Certification
      • Manufacturing
      • On-Site Assistance
    • Download
      • Technical Document
      • SDKs & Demos
      • APPs
      • Tools
      • ESP-AT
    • Quality & Reliability
      • Certifications & Compliance
      • PCNs
      • Advisories
      • Longevity Commitment
      • Export Compliance
      • ISO Certification
    • FAQ
      • ESP-FAQ
      • Commercial FAQ
  • Ecosystem
    • Partnership and Resource
      • AWS Technology Partner
      • Third-Party Platforms
      • Third-Party SDKs
    • Education
      • ESP Education
    • Developer Zone
      • ESP Developer Portal
      • Espressif DevCon
      • M5Stack
      • Tech Blogs
      • ESP32 Forum
    • Community
      • Courses
      • Rust
      • Books
      • Videos
      • Projects
  • Company
    • About Us
      • About Espressif
      • Milestones
      • CEO Messages
      • Logo Guidelines
    • Newsroom
      • News
      • Newsletter
      • Tech Blogs
      • Events
    • Investor Relations
      • Reports
      • Investor Inquiries
    • Corporate Responsibility
      • Reports
      • Wildlife Protection
    • Join Us
      • Espressif Careers
      • Find Your Job
  • Contact
    • Contact Espressif Sales
    • Contact Distributors
    • Technical Inquiries
    • Schematic & PCB Design Review
    • Get Samples
    • Become Our Supplier
    • Comments & Suggestions

Search form

Search
  • English
  • 简体中文
  • 日本語
Subscribe
  • Find Your Job

You are here

Home » 公司 » 加入我们 » 星光本科人才计划
Internships
Graduates
Experienced
12 Jobs Found
找到 12 个职位
  • Internship - Digital IC Design
    Internships
    IC Design
    • Singapore
      • Singapore
    2026.01.08

    Espressif Systems is looking for motivated semester interns to join us for a 6-month internship program in Singapore. This internship will provide hands-on experience in Physical Layer RTL design, verification, and testing within wireless systems. As an intern, you will participate in designing well-integrated, reliable, and energy-efficient wireless SoCs, while working closely with experienced engineers to gain exposure to the full IC design flow.

     

    Internship Responsibilities:

    1. Contribute to research and development of chips with high level of integration 

    2. RTL design for function block

    3. Unit test or integration test

     

    Internship Requirements: 

    1. Bachelor’s degree or above in Electrical and Electronics Engineering, IC Design, Computer Engineering, or related fields

    2. Familiar with digital SoC chips and communication module principles

    3. Familiar with Verilog coding and/or UVM environment

    4. Experience in C/C++, MATLAB, Python  

    5. Self-directed, motivated and demonstrated a curiosity in engineering with the ability to quickly learn new skills and adapt

    6. Availability to commit to an internship duration of at least 6 months.

    Apply Now
    recruit.sgpr@espressif.com
  • ISP Algorithm Engineer
    Experienced
    IC Design
    • Singapore
      • Singapore
    2026.02.27
    Job Responsibilities
    1. Responsible for ISP algorithm code development, including development and optimization of algorithms such as 3A, noise reduction, and HDR.
    2. Develop ISP algorithms and drivers, and create ISP debugging tools.
    3. Participate in ISP design and performance optimization for various application scenarios.
    4. Provide post-launch technical support for relevant algorithms in products.
    5. Responsible for establishing image quality evaluation metrics and testing standards.

    Job Requirements

    1. Bachelor's degree or above in Computer Science, Electronic Engineering, Image Processing, or related fields.
    2. Solid foundation in digital image processing theory, with 3+ years of ISP algorithm development experience.
    3. Familiar with Linux Camera architecture, including V4L2 and Media Controller.
    4. Proficient in the full Camera ISP algorithm workflow, with experience in ISP pipeline and 3A algorithm porting and development; extensive image signal processing experience.
    5. Familiar with RAW image analysis tools such as Imatest, with the ability to accurately assess image data quality.
    6. Strong programming skills with proficiency in C/C++ or Matlab.
    Apply Now
    recruit.sgpr@espressif.com
  • AI Compiler Engineer, Graduate Engineer
    Graduates
    IC Design
    • China
      • Shanghai
    • Singapore
      • Singapore
    2026.02.06

    Role Overview

    Design compiler technologies that translate AI models into optimized code for the RISC-V AI SoC. You will focus on IR design, code generation, autotuning, and ensuring clean integration with upstream toolchains (LLVM, MLIR, TVM).

    Key Responsibilities

    1. Extend MLIR/LLVM to support vector and matrix instruction sets.

    2. Implement optimization and lowering passes for AI operators.

    3. Build compiler interfaces compatible with ecosystem conventions.

    4. Integrate autotuning and performance modeling.

    5. Collaborate with runtime and kernel teams to align code generation strategies.

    Qualifications

    1. Bachelor's Degree or above in Electrical Engineering, Computer Engineering, Microelctronics, Computer Science or related fields

    2. Strong C++/Python proficiency.

    3. Familiarity with MLIR, LLVM, TVM, or XLA.

    Preferred Attributes

    1. Experience integrating custom instructions or intrinsics

    2. Knowledge of AI model graph-to-code lowering workflows.

    3. Familiarity with autotuning systems like AutoTVM or MLIR-based tuners.

    4. Understanding of mixed-precision compute and performance trade-offs.

    Apply Now
    recruit.sgpr@espressif.com
  • Internship - Digital IC Verification
    Internships
    IC Design
    • Singapore
      • Singapore
    2025.08.18

    Espressif Systems is looking for motivated semester interns to join us for a 6-month internship program in Singapore. This internship will provide hands-on experience in module-level and chip-level verification of wireless system designs. As an intern, you will contribute to building reliable and energy-efficient wireless SoCs and collaborate with design engineers to ensure design quality and accuracy.

    Internship Responsibilities:

    1. Assist in formulating verification plans for modules, establishing verification environments, and completing module-level and chip-level verification

    2. Assist in executing regression tests to improve verification coverage

    3. Support FPGA engineers and software engineers in completing FPGA prototype testing

    4. Work with chip design engineers to identify and fix design defects

    5. Ensure the integrity of chip designs and guide the design team in implementing a verifiable design process

     

    Internship Requirements:

    1. Bachelor’s degree or above in Electronic Engineering, Computer Engineering, or related fields

    2. Familiar with Verilog and C/System Verilog verification

    3. Skilled in scripting languages such as Python, Ruby, Shell, or Tcl

    4. Familiarity with UVM is preferred; candidates with a foundation in OOP programming (e.g., C++, Java) are preferred.

    5. Availability to commit to an internship duration of at least 6 months

    Apply Now
    recruit.sgpr@espressif.com
  • Analog IC Design, Graduate Engineer
    Graduates
    IC Design
    • China
      • Shanghai
    • Singapore
      • Singapore
    2026.01.08

    Job Responsibilities

    1. Responsible for the design, simulation, and verification of analog circuits

    2. Perform layout floor plan simulations and ensure optimization

    3. Collaborate with layout engineers to finalize circuit design work

    4. Prepare comprehensive design documentation and maintain detailed records throughout project lifecycle

    5. Coordinate with application, product, and test engineers to ensure successful mass production of the product

     

    Job Requirements

    1. Bachelor's degree or above in Microelectronics, Electronic Engineering, Communication Engineering, or related fields

    2. Solid foundational knowledge in analog circuit design principles

    3. Hands-on experience in designing one or more of the following circuits: LDO, Oscillator, IO, ESD, ADC, DAC, PLL, and filters

    4. Proficiency in at least one programming language such as Python, MATLAB, or C

    5. Strong problem-solving skills and good communication and learning abilities.

    6. Passion for analog circuit design, with a strong interest in advancing knowledge and skills in this field

    Apply Now
    recruit.sgpr@espressif.com
  • CPU Design Engineer
    Experienced
    IC Design
    • China
      • Shanghai
    • Singapore
      • Singapore
    2026.01.22

    Job Responsibilities

    1. Design, verify, and optimize CPU microarchitecture to meet instruction set architecture (ISA) functional and performance requirements.
    2. Design processor datapaths, control logic, and memory hierarchy.
    3. Research and apply advanced techniques—such as superscalar execution, multithreading, branch prediction, out-of-order execution, and multi-level caches—to improve processor performance and efficiency.
    4. Work closely with other hardware engineers, software engineers, and verification engineers to ensure thorough validation of CPU functionality and performance.
    5. Write and maintain CPU design documentation, including specifications, functional descriptions, and microarchitecture manuals, to support hardware and software development teams.
    6. Design multi-core and heterogeneous processor architectures.

    Qualifications

    1. Bachelor’s degree or above in Computer Engineering, Electrical Engineering, Microelectronics, or related fields.
    2. Preferably 5 years of CPU design experience, with solid knowledge of processor architecture, microarchitecture, datapath design, control logic, and memory hierarchy.
    3. Familiarity with the C910 instruction set and related processor architectures; prior experience designing processors based on this architecture is a plus.
    4. Proficiency in hardware description languages such as Verilog or VHDL, with strong logical design and engineering implementation skills.
    5. Solid understanding of computer architecture and operating system principles, and knowledge of processor performance and efficiency optimization techniques.
    6. Strong teamwork skills, good communication and organizational abilities, and good English reading and writing skills, with the ability to read and write technical documentation and reports.

    Preferred Qualifications

    1. Experience with performance modeling, simulation, and verification; familiarity with computer architecture and performance analysis tools.
    2. Experience in RISC-V processor architecture design.
    3. Experience in CPU microcode design and optimization.
    4. Experience in CPU power management and power optimization.
    5. Experience in implementing CPU security and cryptography technologies.
    Apply Now
    recruit.sgpr@espressif.com
  • Digital IC Design, Graduate Engineer
    Graduates
    IC Design
    • China
      • Shanghai
    • Singapore
      • Singapore
    2026.01.08

    Job Responsibilities

    1. Micro-architecture & RTL development for Al compute subsystems

    2. Analyze performance, power, and area (PPA) to deliver high-performance compute within strict cost and energy budget 

    3. Collaborate with verification teams to execute module-level and system-level validation

    4. Support driver development, debugging, and technical documentation throughout the project life cycle

     

    Job Requirements

    1. Bachelor's degree or above in Electrical Engineering, Computer Engineering or related fields

    2. Strong grasp of digital-circuit fundamentals and a keen eye for performance, power, and area trade-offs

    3. Solid knowledge of computer architecture, neural-network processing, bus architectures, and memory systems

    Apply Now
    recruit.sgpr@espressif.com
  • Digital IC Verification, Graduate Engineer
    Graduates
    IC Design
    • China
      • Shanghai
    • Singapore
      • Singapore
    2026.01.08

    Job Responsibilities

    1. Define verification plans and test cases based on chip design specifications, and establish the verification environment

    2. Collaborate with chip design engineers in identifying and fixing design defects and continuously improve verification coverage

    3. Participate in gate-level simulation and formal verification

    4. Optimize tools and the verification environment to enhance verification efficiency

     

    Job Requirements

    1. Bachelor's degree or above in Electronic Engineering, Computer Engineering, Computer Science, or related fields

    2. Familiar with Verilog, C, System Verilog, UVM

    3. Familiar with scripting languages such as Perl, Shell, and or Tcl

     

    Apply Now
    recruit.sgpr@espressif.com
  • Digital IC Verification Engineer
    Experienced
    IC Design
    • Singapore
      • Singapore
    2026.03.09
    Espressif is looking for a motivated Digital IC Verification Engineer to join our growing and dynamic team.  In this role, you will contribute to developing RTL verification platforms for block, subsystem, and system levels, helping ensure that our IC designs meet high-quality standards.

    Job Responsibilities

    1. Define verification plans and test cases based on chip design specifications, and establish the verification environment
    2. Collaborate with chip design engineers in identifying and fixing design defects and continuously improve verification coverage
    3. Participate in gate-level simulation and formal verification
    4. Optimize tools and the verification environment to enhance verification efficiency

    Job Requirements

    1. Bachelor's degree or above in Electronic Engineering, Computer Engineering, Computer Science, or related fields
    2. Familiar with Verilog, C, System Verilog, UVM
    3. Familiar with scripting languages such as Python,Perl, Shell, and or Tcl
    4. Fluency in AI tools will be a plus
    Apply Now
    recruit.sgpr@espressif.com
  • Analog Design Engineer
    Experienced
    IC Design
    • China
      • Shanghai
    • Singapore
      • Singapore
    2025.08.18

    Espressif Systems is a global leader in innovative wireless SoC and IoT solutions, with a strong focus on designing and developing cutting-edge products. Our mission is to empower a smart and connected world through continuous innovation and unparalleled customer support.

    We are seeking a highly motivated, skilled, and passionate Analog IC Designer to join our team. The successful candidate will possess a genuine interest in analog design, a strong ability to learn independently, and be hands-on in their approach to design work.

    Key Responsibilities

    1. Develop and optimize analog circuits for various applications, including but not limited to power management, buck converters, bandgap references, crystal oscillators, phase lock loops, power amplifiers, low noise amplifiers, signal conditioning, and data converters.

    2. Independently learn and stay updated on the latest trends and best practices in analog design.

    3. Perform hands-on design and layout of critical circuits, ensuring high performance and reliability.

    4. Create accurate and efficient models of analog components and systems for simulation purposes.

    5. Derive transfer functions of circuits to analyze and predict system performance.

    6. Collaborate effectively with cross-functional teams, including digital designers, firmware engineers, and system architects to meet tight project schedules.

    7. Maintain a careful and meticulous approach to design work, ensuring thorough documentation, testing, and validation of designs.

    Qualifications

    1. Bachelor's or Master's degree in Electrical Engineering or a related field.

    2. years of experience in analog design, preferably in the semiconductor or wireless communication industry.

    3. Demonstrated expertise in analog circuit design, simulation, and layout tools, such as Cadence Virtuoso, MMSIM, SpectreRF, AMS, QRC, Calibre, or similar.

    4. Strong knowledge of analog design principles, circuit analysis, amplifier compensation, component matching, device reliability, ESD design, etc.

    5. Proficient in building and validating models for analog components and systems.

    6. Familiarity with deriving and analyzing transfer functions of circuits to predict system performance.

    7. Excellent teamwork and communication skills, with a proven ability to work effectively in a fast-paced, collaborative environment.

    8. Strong attention to detail, with a meticulous and methodical approach to design work and problem-solving.

    9. Ability to work well under pressure, meet tight deadlines, and adapt to changing priorities.

    Apply Now
    recruit.sgpr@espressif.com
  • Digital Design Engineer / Lead
    Experienced
    IC Design
    • India
      • Pune
    2020.07.20

    Basic Qualications:

    1. M.Tech/B. Tech in the field of VLSI/Electronics engineering.

    2. Proficiency in System Verilog for RTL logic design and verification.

    3. Experience in UPF based low power design flow.

    4. EDA tool knowledge of Design Compiler, PrimeTime is preferred.

    5. Automation skills in PERL and/or TCL and/or Shell is an added plus.

    6. Team player,with good problem solving and communication skills.

    Job Description:

    1. Digital IP design and SoC integration.

    2. Perform Lint/CDC/LEC/Low-Power analysis at IP/SoC level.

    3. Module level synthesis and timing constraints.

    4. Must have worked on ARM/RISC-V CPU based designs.

    5. Familiarity with FPGA/Silicon validation using C based tests and usage of standard debugging tools.

    6. Familiarity with design of digital MAC/baseband/high-speed interface/CPU or DSP is a plus.

    Interpersonal Skills:

    1. Energetic, self-motivated

    2. Pro-active, oriented on execution

    3. Attentive to details and quality

    4. Team player

    5. Good communications and reporting skills 

    Apply Now
  • Digital Verification Engineer / Lead
    Experienced
    IC Design
    • India
      • Pune
    2020.07.20

    Basic Qualification:

    1. M. Tech / B. Tech in the field of VLSI/Electronics engineering.

    2. Proficiency in UVM/SV and C/C++ based functional verification.

    3. Experience in UPF based low power design verification.

    4. Automation skills in PERL and/or TCL and/or Shell.

    5. Team player, with good problem solving and communication skills.

    Job Description:

    1. Drive functional verification at IP/SoC level using UVM/SV test bench.

    2. Work closely with design team to define comprehensive feature test plans.

    3. Perform functional and code coverage for logic verification sign-off.

    4. Must have worked on ARM/RISC-V CPU based designs.

    5. Must have performed gate level sim at SoC level.

    6. Pre and Post-silicon debug/verification experience will be a plus.

    Interpersonal Skills:

    1. Energetic, self-motivated

    2. Pro-active, oriented on execution

    3. Attentive to details and quality

    4. Team player

    5. Good communications and reporting skills

    Apply Now

Stay Informed with Us

Get the latest on innovations, product launches, upcoming events, documentation updates, PCN notifications, advisories, and more.

  • PRODUCTS
  • SoCs
  • Modules
  • DevKits
  • Product Selector
  • DEVELOPERS
  • Developer Portal
  • ESP DevCon
  • Tech Blogs
  • News
  • COMPANY
  • About Espressif
  • Logo Guidelines
  • Sales Questions
  • Careers
  • RESOURCES
  • Tech Documents
  • GitHub
  • ESP-FAQ
  • Get Samples
  • linkdin
  • youtube
  • twitter
  • facebook
  • ins
  • github
  • M5Stack

Copyright © 2026 Espressif Systems. All rights reserved.

沪公网安备 31011502019094 号

沪ICP备2021026420号
  • Terms of Service
  • Privacy Policy
690 Bibo Road Block 2 Suite 204, Zhangjiang Shanghai, China

Languages

  • English
  • 简体中文
  • 日本語
/